# IMPLEMENTATION OF IEEE 802.3 MAC TRANSMITTER USING VHDL

<sup>1</sup>MR. JANAK A.PATEL, <sup>2</sup>PROF. PANKAJ P.PRAJAPATI

<sup>1</sup>M.E.[Communication Systems Engineering] Student, Department Of Electronics and Communication Engineering, L. D. College of Engineering, Ahmedabad, Gujarat

<sup>2</sup> Asst.Professor, Department Of Electronics & Communication Engineering, L. D.

# College of Engineering, Ahmedabad, Gujarat

<sup>1</sup>janak\_vimal1988@yahoo.com

ABSTRACT: The purpose of this paper is to design and implementation a MAC Transmitter on Field Programmable Gate Arrays (FPGA) that converts 32 bit data in to 4 bit DATA for transmitter. In this paper we design the Ethernet (802.3) connection oriented LAN Medium Access Control Transmitter (MAC). It starts by describing the behavior of MAC circuit using VHISC Hardware Description Language (VHDL). The MAC layer is works between Logical link layer and physical layer. It starts by describing the behavior and blocks of MAC Transmitter.

Keywords— Local Area Network (LAN), Logical Link Control(LLC), Medium Access Control(MAC), Linear feed Back Register, VHISC Hardware Description Language (VHDL).

### I. INTRODUCTION

General Standard for the Data link layer in the OSI reference model. IEEE 802.3 Standard related to Media Access Control Layer defines the MAC layer for bus networks that use CSMA/CD. This is the basis of the Ethernet standard. The following section goes into greater detail explaining how the CSMA/CD standard functions and how it enables the network to transmit data efficiently and with very few errors. As was explained earlier, CSMA/CD allows machines to send and receive data any time it senses that the network is inactive. This method allows for a much more efficient use of the network resources and transmission medium. First it is necessary to explain how the Ethernet network is set up. A network can be made up of two or more machines connected together with a transmission medium. These nodes that are connected together form an Ethernet Segment or a Collision Domain. It is called a collision domain because all of the nodes will receive every other nodes traffic. This being the case, the transmission medium is truly shared, therefore collision prone. Machines can be on the same network, but not on the same Collision Domain. This is done through the use of bridges and switches.

Each machine or node on the network has a unique MAC (Medium Access Control) address. This MAC address is permanently imprinted on the NIC (Network Interface Card) in the form of a ROM (Read Only Memory) chip. The addresses are

globally unique and are assigned to the NIC manufactures in blocks of 8 or 16 million. This ensures that no two network nodes have the same address. It is this address that distinguishes a node from other machines on the network Short for Carrier Sense Multiple Access / Collision Detection, a set of rules determining how network devices respond when two devices attempt to use a data channel simultaneously (called a collision). Standard Ethernet networks use CSMA/CD to physically monitor the traffic on the line at participating stations. If no transmission is taking place at the time, the particular station can transmit. If two stations attempt to transmit simultaneously, this causes a collision, which is detected by all participating stations.

After a random time interval, the stations that collided, attempt to transmit again. If another collision occurs, the time intervals from which the random waiting time is selected are increased step by step. This is known as exponential back off.

The objective of resource utilization of field programming gate array(FPGA) is to allocate contending to embed maximum intricate functions. This approach makes design cost effective and maximizing IEEE 802.3 MAC performance. Binary exponential back off algorithm.

However effective coding style optimizes FPGA resource allocation for area and speed performance of IEEE 802.3 MAC transmitter can be optimized

using linear feedback shift register, one hot finite machine (FSM) state encoding style.

### II. MAC INTERNAL ARCHITECTURE

MAC transmitter internal architecture shown in below Fig1.The MAC internal architecture consists of major five blocks.

- DEFER
- BACKOFF
- TRANSMITTER
- FRAME ASSEMBLER
- CRC




Fig1. Internal Architecture of MAC Transmitter

# III. IMPLEMENTATION OF DEFER

The Defer block function providing the inter frame gap period between the two frames. It continuously deferring whenever the physical line is busy. The Defer block continues monitors the carrier sense (CS) signal provided by the physical layer and whenever the medium is busy, it defers the transmission. It provides the inter frame gap period which is 96 bit.

On Receiving the "STRT\_XMIT"from the upper layer (LLC) this block makes the "X\_BUSY" signal active and starts the process of monitoring the channel for "CARRIER SENSE" is provided by the Physical layer. It monitors the channel for inter frame gap period, which is 96 bit period. The Period is split in to two different time slots 60 bit period and 36 bit period. During the 60 bit period if

it receive the CARRIER SENSE" as active then the timer is restarted. After 60 bit time period is elapsed ,The transmitter does not monitor "CARRIER SENSE" for next 3 bit period and gives the signal XMIT\_FRAME".Once the transmission is started it waits for "XMIT\_OVER" or "STRT\_DEF" to be asserted and goes to start of defer when either is asserted.

## IV. IMPLEMENTATION OF BACKOFF

When a Transmission attempt has been terminated due to collision, it is retired by the transmitting Data Link until it is successful or attempts 16 (the original attempt plus 15 retries) have been made and all have terminated due to collisions.

The scheduling of the retransmission is determined by a controlled randomization process known as "Truncated Binary Exponential Back Off". After the end of enforcing a collision (Jamming), the transmitter delays before attempting to retransmit the frame. The delay is an integer multiple of slot time. The number of slot times to delay before the nth retransmission attempts is chosen as a uniformly distributed random integer r in the range

$$0 \le r \le 2^k$$
  
Where, K=min (n, 10)

If all attempts fail, this event is reported as an error.

### V. IMPLEMENTATION OF TRANSMITTER

On Receiving STRT XMIT active from DEFER block start transmitting 4 bits at a time. At the same time it gives signal TRANSMIT\_VALID (TXDV) to the physical layer. First it transmits 7-bytes of PREAMBLE then 1 byte of SFD (Start Frame Delimiter) is transmitted and it also gives STRT signal to the Frame Assembler block and CRC block. After that it accepts 8-bit of data from Frame Assembler. Then it transmit 32-bits of CRC and gives signal **TRANSMIT** the OVER(XMIT\_OVER) to Defer block and deasserts the signals TXDV and STRT.Since CRC block work on bytes, Frame assembler gives 8-bits of data at the output.

Whereas transmitter gives nibble at the output so it reads from FRAME ASSMBLER after two clock cycles. Frame assembler also gives the output on every two clock cycles. The block also monitors the signal Collision detect (CD) provided by the physical layer. If it detects CD during transmitting PREAMBLE (sequence 1010101010) and then it transmits 4 bytes of JAM Sequence (111111111). It also asserts the signal Strt\_BO and de-assert signal STRT.

If collision detection anywhere else then PREAMBLE then TRANSMITTER stops transmitting and send JAM sequence .It also assert the STRT\_BO and de-asserts signal STRT.

# VI. IMPLEMENTATION OF FRAME ASSEMBLER

The Function of a frame assembler is to assemble a different component of the frame, viz.destination address, source address, length/Type and data, and supply this to the

transmitter as well as the CRC block. Hence, the assembler assembles all the fields over which FCS is determined.

The destination address is the MAC address of the machine to which the particular frame is to be delivered. Each NIC (Network Interface Card) has a unique MAC address. It is this address that is part of the destination address field, which is a 6 byte or 48-bit address.

The function of a frame assembler is to construct the 802.3 frame from the following

- 1. Destination address stored in first 6 bytes of buffer.
- 2. Source address that is hardwired onto the MAC
- 3. Length stored in the lower word of the second location of buffer
- 4. Data bytes stored in the subsequent buffer location
- 5. Pad bytes if length is less than 46 bytes to make up a total of 46 bytes of data and

Hence the frame Assembler is tested as follows:-

- 1. The buffer is filled with some destination address and a length. A source address is also stored in its register.
- 2. The subsequent buffer location are filled with randomly generated data vectors
- 3. The frame assembler is activated by the STRT signal.
- 4. The byte output of the frame assembler is stored into an output file through textio
- 5. The frame generated is analyzed to isolate its individual components viz. destination Address, Source Address, Length data + Pad. Each field is verified for correct operation.

The total length of the data must match the length specified in the length field for length between 46 and 1500,where as it should be 46 bytes including data and padding for length field or less than 46. if the length specified is greater than 1500 the frame Assembler should generate an error condition and exit. The Frame Assembler is tested for the following length Conditions Length=0, Length<46, Length=46, Length>46,and <1500 Length =1500, Length <1500.

### VII. CRC GENERATOR

A Cyclic Redundancy Check (CRC) is used by the transmit and receive algorithms to generate a CRC value for

the FCS field. The Frame Check Sequence (FCS) field contains a 4-octet CRC value. This value is computed as a function of the contents of the Source address, Destination Address, Length, LLC Data and PAD. The encoding is defined by the following generate polynomial [1].

G(x)=X32+X26+X23+X22+X16+X12+X11+X10+X8+X7+X5+X4+X2+X+1[1]

Mathematically, The CRC value corresponding to a given frame is defined by the following procedure.

☐ The First 32 bits of the frame are complemented.

 $\Box$  The N bits of the frame are then considered to be the coefficients of a polynomial M(X) of a degree (n-1).(the first bit of a destination address field corresponds to the X(n-1) term and the last bit of data field correspond to the X0 term.)

 $\square$  M(X) is multiplied by X32and divided by G(X), producing a remainder R(X) of degree <31.

 $\ \square$  The co-efficient of R(x) are considered to be a 32 bit sequence.

 $\ \square$  The bit sequence is complemented and the result is the CRC.

The 32 bits of the CRC value are placed in the FCS field so that the X31 term is the left most bit of the first octet, and the X0 term is the Right most bit of the last octet. The bits of the CRC are thus transmitted from MSB to LSB.

The CRC block performs its operation on byte data. It is implemented using a 32 bit register and  $\bigoplus$  gates.

As long as STRT and EN\_CRC are asserted, the CRC block operates on the incoming data. The content of the CRC register after all the data bytes

have been input to it is the CRC. This CRC is transmitted in the appropriate order as the Frame Check Sequence. At the receiver, when the FCS block has processed this CRC.

## VIII. MAC TRANSMITTER TOP MODULE




Fig2.Simulation result of the MAC Transmitter
Top module

### IX. SYNTHESIS RESULT

Synthesis is to transform between two different design views from a behavioral specification of a design entity into a structural description. A careful optimization of synthesis is of the utmost importance since this process attempts to implement a combination of library cells that meets the functional, speed, area, and power requirements of a design and transforms a design into a technology-specific circuit based on the attributes and constraints a designer places on the design.

From the Synthesis report I have synthesis report for proposed design implementation. I have concluded that this project can be implemented with Sparten 3E. Fig 3 shows the RTL view of MAC transmitter on clicking this block diagram it gives internal block division of the MAC transmitter.




Fig3.Top level synthesis module

The Fig5. shows the top module of the MAC transmitter with the all input out pin. In RTL (Register Transfer Level) synthesis process, I get a schematic representation of my synthesized source file.

The Fig4. shows the internal block of the top MAC transmitter module of the MAC transmitter. This schematic shows a representation of the preoptimized design in terms of generic symbols, such as adders, multipliers, counters, AND gates, and OR gates, that are independent of the




Fig 4. Internal Block of the TOP MAC Tx

targeted Xilinx devices. Viewing this schematic may help for discovering design issues early in the design process. Using an EDA tool for synthesis, it can be directly translated to an equivalent hardware implementation file for an ASIC or an FPGA.

#### X. CONCLUSION

The VHDL Implementation of MAC gives the improved digital design process, especially for FPGA design. A hardware description language allows a digital system to be designed and debugged at a higher level before conversion to the gate and flip-flop level. One of the most popular hardware description languages is VHISC hardware description language (VHDL) .It is used to describe and simulate the operation of variety IEEE 802.3 systems.

This paper has covered and discussed a software design, and implementation of a basic IEEE 802.3 (MAC Transmitter) system. The speed of data transmission is very high & it gives proper CRC bit for receiving correct data. The simulated waveforms give the reliability of the VHDL implementation to describe the characteristics and the architecture of the designed MAC with embedded BIST. The simulated waveforms also have shown the observer how long the test result can be achieved by using the Built- In-Self-Test technique (BIST) is completed at 39.2ms using 25 MHz clock speed transmitting at 100 Mbps. Even though it seems not to be as fast as it should be when BIST is implemented (the receiver needs to wait the signal from the transmitter), the MAC Transmitter module still takes advantage of the 100% fault coverage. This is the most important thing that should not be left out by any designer to ensure the reliability of their design. The next target for this research is to verify the RTL, implement and download it on Xilinx"s FPGA chip.

# REFRENCES

- 2. Dr. M.S. Sutaone "Performance Evaluation of VHDL Coding Techniques for Optimized Implementation of IEEE 802.3" IEEE transaction on communication, pp- 287-293,Jan 12, 2008
- 3. Fedrico Cali, Marco Conti, and Enrico Gregori "IEEE 802.11 protocol: design and performance evaluation of an adaptive Back off mechanism"

IEEE journal on selected areas in communications, vol .18.No.September 2000,pp1774-1778.

- 4. P.M.Soni and a Chockalingam "IEEE analysis of link layer backoff schemes on Point –to-point Markov fading links" ,IEEE Transaction on communication, vol.51,no.1, January 2003,pp 29-31. 5. IEEE 802.3 Cyclic Redundancy Check, Xilinx, XAPP209 (v1.0) march 23, Application note: vertex series and vertex II family, 2001, Author by Chriss Borelli
- 6. Kenneth J.Christensen "A simulation study of enhanced arbitration methods for improving Ethernet performance" computer communications,21(1998)24-36, ELSEVIER.