

Sequencer

Sequencer is the component on which the sequences will run. The dut needs to be applied a sequence of transaction to test its behavior. So sequence of transaction is generated and it is applied to driver whenever it demands by the sequencer.

Monitor

A monitor is the passive element of the verification environment. It just sample the dut signal from the interface but does not drive them. It collect the pin information , package it in form of a packet and then transfer it to scoreboard or other components for coverage information.

Agent

Agent is basically a container. It contains driver, monitor and sequencer. Driver and sequencer are connected in agent. Agent has two modes of operation: passive and active. In active mode it drives the signal to the dut. So driver and sequencer are instantiated in active mode. In passive mode it just sample the dut signals does not drive them. So only monitor is instantiated in passive mode. Normally there is one agent per interface like AHB or APB.

Scoreboard:

Scoreboard is a verification component that checks the response from the dut against the expected response. So it keeps track of how many times the response matched with the expected response and how many time it failed.

Environment

Environment is at the top of the test bench architecture, it will contain one or more agents depend on design. If more than one agents are there then it will be connected in this component. Agents are also connected to other components like scoreboard in this component.

3. Features of UVM

Base classes in UVM

uvm_object is the base class for all components and sequences in UVM. uvm_component class is derived from this class and all uvm components listed above extends the uvm_component class. Transaction class is derived from uvm_object class and sequence_item and sequence extends the uvm_transaction class.




Figure 2 Class hierarchy in UVM

UVM Phases:

In UVM simulation runs in predefined phases so all the components used in the verification environment need to implement phase methods. So this phase methods will be called in order defined in the figure below.




Figure 3 UVM phases

Now, brief description of all the phases:

Build phase: It is used to instantiate the child component instance as well as parent one.

Connect phase: It is used to connect ports to exports, exports to ports and ports to ports on the child components.

End_of_elaboration phase: It is used for fine-tuning the test bench. The verification environment has been completely assembled. Also used for print the topology and opening the files

Start_of_simulation phase: It is used to notify DUT for simulate. It shows that verification environment is completely configured and ready to start.

Run phase: It is used runs simulation. It is divided in to several run phases. It is the only phase that consumes time so task is used to define run phase

method. All other phases use function because they run in zero simulation time.

Extract phase: It is used to extract data from different points of the verification environment. It will take all data from scoreboard and extract it.

Check phase: It is used for check any unexpected condition in verification environment.

Report phase: It shows the report of the particular test.

Final phase: It shows that all the phase are completed and terminate the simulation.

All phases run top down in the hierarchy only the connect phase is bottom up.

UVM resource and configuration data base:

The configuration and resources classes provide access to a centralized database where type specific information can be stored and received. The `uvm_resource_db` is the low level resource database which users can write to or read from. The `uvm_config_db#(T)` is layer on top of the resource database and provides a typed interface for configuration setting that is consistent with the `uvm_component`. Configuration interface information can be read from or written to the database at any time during simulation. A resource may be associated with a specific hierarchical scope of a `uvm_component` or it may be visible to all components regardless of their hierarchical position.

```
uvm_resource_db #(virtual dut_if) ::set (
    "dut_ifs", "dut_vi" dut_if1);
```

Where,

- Virtual `dut_if` - type of value
- "`Dut_ifs`" - scope
- "`dut_vi`" - field name
- `Dut_if1` - value

By this syntax, it automatically call the set method of the resource database.

Same, way data can be set in the configuration data base. Configuration data base in the layer on top of the resource database.

Create a new resource, write a *Val* to it, and set it into the database using *name* and *scope* as the lookup parameters.

```
uvm_config_db #(virtual dut_if) ::
set ( this, "*", "dut_vi", dut_vi );
```

Where,

- Virtual `dut_if` - type of value
- `this` - prefix
- "*" - path

- "`Dut_ifs`" - scope
- "`dut_vi`" - field name
- `Dut_vi` - value

Both have the same sturcter for the get methods, path in get and set method should be match also the field name should be same.

4. Example of simple verification environment of sequence detector fsm in UVM :

Now, simple UVM environment is constructed step by step to verify the fsm using all the components defined above.

First step is to construct the interface that will connect the verification environment with the dut. In this all the dut signals are defined along with `clk` and `reset`. You can define clocking block to avoid timing violations.

Before moving to next step, it is important to learn few syntax that will help in configuring the environment from top. UVM has one facility called factory. So every component created in the environment must be registered with the factory for the configuration from the top. Factory is basically, you can defer the creation of object to run time so can modify the object created from the top level.

Any component that extends the `uvm_component` base class needs ``uvm_component_utils` macro to register it with factory and any class that extends the `uvm_transaction` class will need ``uvm_object_utils` macro to register it with factory. All the objects are created using `type_id::create` method from the factory that is the syntax difference from the oop languages which use `new` keyword. Also to be noted is that every class has its constructor. There is predefined syntax for constructors of object classes and component classes.

Next step is to create sequence item class. Sequence item or transaction is the group of inputs to be provided to device under test. It is a unit of transfer between different uvm components. So other components need to parameterize by transaction class object. In this example only one input is there so it is defined in sequence item using `rand` keyword for giving random inputs to dut. Reset is not randomize and defined as bit.

```
1 | `import uvm_pkg::*;
2 |
3 | class Transaction extends uvm_sequence_item;
4 |
5 | rand bit in;
6 |
7 | bit reset=0;
8 |
9 |
10 | `uvm_object_utils_begin(Transaction)
11 |
12 |     `uvm_field_int(in, UVM_ALL_ON)
13 |
14 | `uvm_object_utils_end
15 |
16 | function new(string name = "Transaction");
17 |     super.new(name);
18 |     `uvm_info("TRACE", $format("%m"), UVM_HIGH);
19 | endfunction;
20 |
21 | endclass; Transaction
```

Next step is generate a stream of transaction to be applied to dut so this is done in sequence class. This

class will provide sequence item to driver as and when it ask for it. Here we are generating 20 random inputs to be applied to dut.

```

1  'include "sequence.sv"
2  'include "driver.sv"
3
4  class Environment extends uvm_env;
5
6  `uvm_component_utils(Environment)
7
8  Sequencer seqr;
9  Driver drv;
10
11 function new(string name, uvm_component parent);
12     super.new(name, parent);
13 endfunction : new
14
15 function void build_phase(uvm_phase phase);
16     seqr = Sequencer::type_id::create("seqr", this);
17     drv = Driver::type_id::create("drv", this);
18 endfunction : build_phase
19
20 function void connect_phase(uvm_phase phase);
21     drv.seq_item_port.connect( seqr.seq_item_export );
22 endfunction : connect_phase
23
24 endclass : Environment
25

```

It can be noted that every sequence class has a body task synonymous to run_phase in other components so logic should be define in body task.

The object of uvm_sequencer class is also created that will run the sequences and communicate with the driver.

Next step is to create driver , that will drive the signal to the dut via interface. It will handshake with the sequencer for the transaction. get_next_item method called in driver will in tern call start_item method in sequence and item is returned to driver by finish_item method. Then driver will generate pin signals using the item received from sequencer and then call the item_done method as shown below. This process will continue till all objections are released or simulation is finished.

```

1  class Driver extends uvm_driver #(Transaction);
2
3  `uvm_component_utils(Driver)
4
5  virtual DUTIF DUTIF;
6
7  function new(string name, uvm_component parent);
8     super.new(name, parent);
9     `uvm_info("TRACE", $format("%m"), UVM_HIGH);
10 endfunction : new
11
12 function void build_phase(uvm_phase phase);
13     if( `uvm_config_db #(virtual DUTIF)::get(this, "", "DUTIF", DUTIF) )
14         `uvm_error("", "The call uvm_config_db::get has failed")
15 endfunction : build_phase
16
17 task run_phase(uvm_phase phase);
18     task
19     begin
20         forever begin
21             seq_start_port.get_next_item(req);
22             @(posedge DUTIF.clk);
23             DUTIF.in = req.in;
24             DUTIF.en = req.en;
25             seq_item_port.item_done();
26         end
27     end
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000

```

Now, we need to connect the driver with the sequencer usually it is done in agent. But this is a simple example which does not have scoreboards and other components so we are connecting driver and sequencer in top level environment. The connection is done using the connect method where port on driver is connected to export of sequencer.

```

1  'include "sequence.sv"
2  'include "driver.sv"
3
4  class Environment extends uvm_env;
5
6  `uvm_component_utils(Environment)
7
8  Sequencer seqr;
9  Driver drv;
10
11 function new(string name, uvm_component parent);
12     super.new(name, parent);
13 endfunction : new
14
15 function void build_phase(uvm_phase phase);
16     seqr = Sequencer::type_id::create("seqr", this);
17     drv = Driver::type_id::create("drv", this);
18 endfunction : build_phase
19
20 function void connect_phase(uvm_phase phase);
21     drv.seq_item_port.connect( seqr.seq_item_export );
22 endfunction : connect_phase
23
24 endclass : Environment
25

```

Next step is to create a test class that will start the sequence on the sequencer in its run phase. It will also instantiate environment in its build phase. This class is connected to dut and interface in the top module.

```

1  class Test extends uvm_test;
2
3  `uvm_component_utils(Test)
4
5  Environment env;
6
7  function new(string name, uvm_component parent);
8     super.new(name, parent);
9     `uvm_info("TRACE", $format("%m"), UVM_HIGH);
10 endfunction : new
11
12 function void build_phase(uvm_phase phase);
13     env = Environment::type_id::create("env", this);
14 endfunction : build_phase
15
16 task run_phase(uvm_phase phase);
17
18 Sequence seqr;
19 seq = Sequencer::type_id::create("seqr");
20
21 seq.starting_phase = phase;
22 seq.start( env.seqr );
23
24 endtask : run_phase
25
26
27 virtual function void final_phase(uvm_phase phase);
28     `uvm_info("TRACE", $format("%m"), UVM_HIGH);
29     uvm_top.print_topology();
30
31 Factory.print();
32 endfunction : final_phase
33
34 endclass : Test
35

```

In the top module , dut and test are instantiated and connected using the interface. Interface is also passed to the verification environment using configuration database.

```

1  'include "uvm_macros.svh"
2  'include "test.sv"
3  'include "interface.sv"
4  'include "fm.v"
5
6  module top_module;
7
8  input uvm_pkg::*;
9  DUTIF dutif_inst();
10
11 fm f1 ();
12 .out(dutif_inst.out);
13 .clk(dutif_inst.clk);
14 .rst(dutif_inst.rst);
15 .is(dutif_inst.is);
16 //
17
18 initial
19 begin
20     dutif_inst.clk = 0;
21 end
22
23 always #2 dutif_inst.clk = ~dutif_inst.clk ;
24 initial
25 begin
26     uvm_config_db #(virtual DUTIF)::set(null, "", "DUTIF", dutif_inst);
27
28     uvm_top.finish_on_completion = 1;
29
30     run_test("Test");
31 end
32

```

Results :

After building whole environment , It is run on VCS tools from synopsys that will result in following result:



5. Conclusion:

It can be concluded that it is not easy to build a robust and reusable verification environment from the scratch. We need support from the base classes and a proper framework to construct a verification environment that can be understood and reused by others. UVM provided just that. It provide a rich set of base class library and features required for efficient verification.

6. Acknowledgement:

This work was greatly supported by Gujarat Technological University and Seer Akademi by providing state of the art tools like VCS and Design Compiler from Synopsys

7. References:

[1] Young-Nam Yun, Jae-Beom Kim, Nam-Do Kim, Byeong Min ,” Beyond UVM for practical Soc Verification” , year 2011,pp 158-162.

[2]http://www.accellera.org/downloads/standards/uvm/uvm_users_guide_1.1.pdf

[3]<http://www.doulos.com/content/events/easierUVM.php>

[4] A Prectical Guide to Adopting UVM

[5] UVM cookbook